

**256K X 8 Bit CMOS Video RAM
FEATURES**

- **Dual port Architecture**
256K x 8 bits RAM port
512 x 8 bits SAM port
- **Performance range :**

Parameter \ Speed	-6	-7	-8
RAM access time (t _{RAC})	60ns	70ns	80ns
RAM access time (t _{CAC})	15ns	20ns	20ns
RAM cycle time (t _{RC})	110ns	130ns	150ns
RAM page mode cycle (t _{PC})	30ns	35ns	40ns
SAM access time (t _{SACA})	15ns	17ns	20ns
SAM cycle time (t _{SCC})	18ns	22ns	25ns
RAM active current	110mA	100mA	90mA
SAM active current	55mA	50mA	45mA

- **Fast Page Mode with Extended Data Out**
- **RAM Read, Write, Read-Modify-Write**
- **Serial Read (SR) and Serial Write (SW)**
- **Read / Real time read transfer (RT, RRT)**
- **Split Read Transfer with Stop Operation (SRT)**
- **Write and Split Write Transfer with Stop Register (New and Old Mask), (WT,SWT)**
- **Nibble Write Operation**
- **Block Write (BW) Flash Write (FLW) and Write-per-Bit with Masking Operation (New and Old Mask)**
- **CAS-before-RAS, RAS-only and Hidden Refresh**
- **Common Data I/O Using three state RAM Output control**
- **All Inputs and Outputs TTL Compatible**
- **Refresh: 512 Cycle/8ms**
- **Single +5V ± 10% Supply Voltage**
- **Plastic 40-Pin 400mil SOJ**
- **Plastic 40/44-Pin 400mil TSOP II (and Reverse Type)**

GENERAL DESCRIPTION

The Samsung KM428C258 is a CMOS 256K x 8 bit Dual Port DRAM. It consists of a 256K x 8 dynamic random access memory (RAM) port and 512 x 8 static serial access memory (SAM) port. The RAM and SAM ports operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 4096 bits. It operates like a conventional 256K x 8 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Block Write and Flash Write capability. Nibble write control can be applied in write, Block Write, Flash Write, Load Mask Register and Load Color Register cycles.

The SAM port consists of eight 512 bit high speed shift registers that are connected to the RAM array through a 4096 bit data transfer gate. The SAM port has serial read and write capabilities.

Data may be internally transferred bi-directionally between the RAM and SAM ports using read, write and programmable (Stop Register) Split Transfers.

Refresh is accomplished by familiar DRAM refresh modes. The KM428CV258 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.


All inputs and I/O's are TTL level compatible. All address lines and Data Inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

Pin Name	Pin Function
SC	Serial Clock
SDQ0-SDQ7	Serial Data Input / Output
DT/OE	Data Transfer / Output Enable
WBL/WEL, WBU/WEU	Write Per Bit / Write Enable (Lower/Upper)
RAS	Row Address Strobe
CAS	Column Address Strobe
W0/DQ0-W7/DQ7	Data Write Mask / Input / Output
SE	Serial Enable
A0-A8	Address Inputs
DSF	Special Function Control
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection




PIN CONFIGURATION (TOP VIEWS)


40 Pin 400 mil SOJ




40/44 Pin 400 mil TSOP II



40/44 Pin 400 mil TSOP II



BLOCK DIAGRAM



FUNCTION TRUTH TABLE

Mnemonic Code	RAS					CAS		Address		DQi Input		Write Mask	Register		Function
	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE	WM	Color				
CBRS (Note 1,3)	0	X	0	1	-	Stop	-	X	-	-	-	-	-	-	CBR Refresh / Stop (No reset)
CBRN (Note 1)	0	X	1	1	-	X	-	X	-	-	-	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	X	X	0	-	X	-	X	-	-	-	-	-	-	CBR Refresh (Option reset)
MWT	1	0	0	0	X	Row	Tap	WMI	-	-	Yes	Load /Use	-	-	Masked Write Transfer (New / Old)
MSWT	1	0	0	1	X	Row	Tap	WMI	-	-	Yes	Load /Use	-	-	Masked Split Write Transfer (New / Old)
RT	1	0	1	0	X	Row	Tap	-	-	-	-	-	-	-	Read Transfer
SRT	1	0	1	1	X	Row	Tap	-	-	-	-	-	-	-	Split Read Transfer
RWM	1	1	0	0	0	Row	Col.	WMI	Data	-	Yes	Load /Use	-	-	Read Write (New / Old Mask)
BWM	1	1	0	0	1	Row	Col.	WMI	Col. Mask	-	Yes	Load /Use	Use	-	Block Write (New / Old Mask)
FWM	1	1	0	1	X	Row	X	WMI	X	-	Yes	Load /Use	Use	-	Flash Write (New / Old Mask)
RW	1	1	1	0	0	Row	Col.	X	Data	-	No	-	-	-	Read Write (No Mask)
BW	1	1	1	0	1	Row	Col.	X	Col.Mask	-	No	-	Use	-	Block Write (No Mask)
LMR (Note 2)	1	1	1	1	0	Row	X	X	WMI	-	-	Load	-	-	Load (Old) Mask Register set Cycle
LCR	1	1	1	1	1	Row	X	X	Color	-	-	-	Load	-	Load Color Register

X : Don't Care, - : Not Applicable, Tap: SAM Start(column)Address

RAS only refresh does not reset Stop or LMR functions.

Notes :

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, FLW, MWT, MSWT, RWM and BWM use old mask. (CBRR reset to new mask. Use CBRS or CBRN to perform CAS-before-RAS refresh while using Old mask)
- (3) With CBRS, all SAM operations use Stop Register.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, WMI is only changed by LMR. (CBRR resets)

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Supply Relative to Vss	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	° C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, T_A = 0 to 70 °C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	---	6.5	V
Input Low Voltage	V _{IL}	-1.0	---	0.8	V

INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current (Any Input 0 ≤ V _{IN} ≤ 6.5V, all other pins not under test=0 volts, $\overline{SE} \geq V_{CC}-0.2V$)	I _{IL}	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ 6.5V)	I _{OL}	-10	10	μA
Output High Voltage Level (RAM I _{OH} =-2mA, SAM I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (RAM I _{OL} =2mA, SAM I _{OL} =2mA)	V _{OL}	-	0.4	V

CAPACITANCE (T_A=25 °C)

Item	Symbol	MIN	Max	Unit
Input Capacitance (A ₀ -A ₆)	C _{IN1}	2	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , $\overline{WB}/\overline{WE}$, $\overline{DT}/\overline{OE}$, \overline{SE} , SC, DSF)	C _{IN2}	2	7	pF
Input/Output Capacitance (W ₀ /DQ ₀ -W ₇ /DQ ₇)	C _{DQ}	2	7	pF
Input/Output Capacitance (SDQ ₀ -SDQ ₇)	C _{SDQ}	2	7	pF

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter(RAM Port)	SAM Port	Symbol	KM428C258			Unit
			-6	-7	-8	
Operating Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc1	110	100	90	mA
	Active	Icc1A	155	140	125	mA
Standby Current (RAS, CAS, DT/OE, WB/WE=VIH,DSF=VIL)	Standby	Icc2	10	10	10	mA
	Active	Icc2A	55	50	45	mA
RAS Only Refresh Current*1 (CAS=VIH, RAS Cycling @trc=min.)	Standby	Icc3	100	90	80	mA
	Active	Icc3A	145	130	115	mA
Extended Fast Page Mode Current*1 (RAS=VIL, CAS Cycling @tPC=min.)	Standby	Icc4	80	75	70	mA
	Active	Icc4A	125	115	105	mA
CAS-Before-RAS Refresh Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc5	90	85	80	mA
	Active	Icc5A	135	125	115	mA
Data Transfer Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc6	140	125	110	mA
	Active	Icc6A	185	165	145	mA
Flash Write Cycle Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc7	90	85	80	mA
	Active	Icc7A	135	125	115	mA
Block Write Cycle Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc8	110	105	100	mA
	Active	Icc8A	155	145	135	mA
Color Register Load or Read Current*1 (RAS and CAS Cycling @trc=min.)	Standby	Icc9	90	85	80	mA
	Active	Icc9A	135	125	115	mA

Note *1 : Real values dependent on output loading and cycle rates. Specified values are obtained with the output open.
Icc is specified as average current.

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VCC=5.0V ± 10%, See notes 1,2)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trWC	155		175		200		ns	
Fast page mode cycle time	tPC	30		35		40		ns	
Fast page mode read-modify-write	tPRWC	80		85		90		ns	
Access time from RAS	trAC		60		70		80	ns	3,5,11
Access time from CAS	tCAC		10		15		20	ns	3,5,6
Access time from column address	tAA		30		35		40	ns	3,11
Access time from CAS precharge	tCPA		35		40		45	ns	3
Write command pulse width	tWPZ	10		10		10		ns	
Write command output buffer turn-off delay	tWEZ		10		15		15	ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		3		3		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	t _r	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RA}	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width (fast page mode)	t _{RA} SP	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	t _{RH}	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CH}	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t _{CA}	10	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RC} D	20	45	20	50	20	60	ns	5,6
$\overline{\text{RAS}}$ to column addr. delay time	t _{RA} D	15	30	15	35	15	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CR} P	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time	t _{CP} N	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time (fast page mode)	t _{CP}	10		10		10		ns	
Output hold time from $\overline{\text{CAS}}$	t _{DO} H	5		5		5		ns	
Row addr. set-up time	t _{AS} R	0		0		0		ns	
Row Addr. hold time	t _{RA} H	10		10		10		ns	
Column addr. set-up time	t _{AS} C	0		0		0		ns	
Column addr. hold time	t _{CA} H	15		15		15		ns	
Column addr. hold referenced to $\overline{\text{RAS}}$	t _{AR}	50		55		60		ns	
Column addr. to $\overline{\text{RAS}}$ lead time	t _{RA} L	30		35		40		ns	
Read command set-up time	t _{RC} S	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t _{RC} H	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t _{RR} H	0		0		0		ns	9
Write command hold time	t _{WC} H	10		15		15		ns	
Write command hold referenced to $\overline{\text{RAS}}$	t _{WC} R	45		55		60		ns	
Write command pulse width	t _{WP}	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RW} L	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CW} L	15		15		20		ns	
Data set-up time	t _{DS}	0		0		0		ns	10
Data hold time	t _{DH}	15		15		15		ns	10
Data hold referenced to $\overline{\text{RAS}}$	t _{DH} R	50		55		60		ns	
Write command set-up time	t _{WC} S	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t _{CW} D	40		45		45		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t _{RW} D	85		95		105		ns	8
Column addr. to $\overline{\text{WE}}$ delay time	t _{AW} D	55		60		65		ns	8
$\overline{\text{CAS}}$ set-up time (C-B-R refresh)	t _{CS} R	10		10		10		ns	
$\overline{\text{CAS}}$ hold time (C-B-R refresh)	t _{CH} R	10		10		10		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t _{RP} C	10		10		10		ns	

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
\overline{RAS} hold time referenced to \overline{OE}	tROH	15		20		20		ns	
Access time from output enable	tOEA		15		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output buffer turn-off delay time from \overline{OE}	tOEZ	0	15	0	15	0	15	ns	7
Output enable command hold time	tOEH	15		15		15		ns	
Data to \overline{CAS} delay	tDZC	0		0		0		ns	
Data to output enable delay	tDZO	0		0		0		ns	
Refresh period(512 cycle)	tREF		8		8		8	ms	
\overline{WB} set-up time	tWSR	0		0		0		ns	
\overline{WB} hold time	tRWH	10		10		15		ns	
DSF hold time referenced to \overline{RAS} (I)	tFHR	45		55		60		ns	13
DSF set-up time referenced to \overline{RAS}	tFSR	0		0		0		ns	
DSF hold time referenced to \overline{RAS} (I)	tRFH	10		10		15		ns	13
DSF set-up time referenced to \overline{CAS}	tFSC	0		0		0		ns	
DSF hold time referenced to \overline{CAS}	tCFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	15		15		15		ns	
\overline{DT} high set-up time	tTHS	0		0		0		ns	
\overline{DT} high hold time	tTHH	10		10		15		ns	
\overline{DT} low set-up time	tTLS	0		0		0		ns	
\overline{DT} low hold time	tTLH	10		10		15		ns	
\overline{DT} low hold ref. to \overline{RAS} (real time read transfer)	tRTH	50		60		65		ns	
\overline{DT} low hold ref. to \overline{CAS} (real time read transfer)	tCTH	15		20		25		ns	
\overline{DT} low hold ref. to col.addr.(real time read transfer)	tATH	20		25		35		ns	
\overline{SE} setup referenced to \overline{RAS}	tESR	0		0		0		ns	
\overline{SE} hold time referenced to \overline{RAS}	tREH	10		10		15		ns	
\overline{DT} to \overline{RAS} precharge time	tTRP	40		50		60		ns	
\overline{DT} precharge time	tTp	20		20		20		ns	
\overline{RAS} to first SC delay(read transfer)	tRSD	60		70		80		ns	
\overline{CAS} to first SC delay(read transfer)	tCSD	25		30		35		ns	
Col.Addr.to first SC delay(read transfer)	tASD	30		35		40		ns	
Last SC to \overline{DT} lead time	tTSL	5		5		5		ns	
\overline{DT} to first SC delay time(read transfer)	tTSD	10		10		15		ns	
Last SC to \overline{RAS} set-up time(serial input)	tSRS	30		30		30		ns	
\overline{RAS} to first SC delay time(serial input)	tSRD	20		20		25		ns	
\overline{RAS} to serial input delay time	tSDD	30		40		50		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Serial output buffer turn-off delay from $\overline{\text{RAS}}$	tSDZ	10	30	10	30	10	35	ns	
Serial input to first SC delay time	tSZS	0		0		0		ns	
SC cycle time	tSCC	18		22		25		ns	15
SC pulse width(SC high time)	tSC	5		7		7		ns	
SC precharge(SC low time)	tSCP	5		7		7		ns	
Access time from SC	tSCA		15		17		20	ns	4
Serial output hold time from SC	tSOH	5		5		5		ns	
Serial input set-up time	tSDS	0		0		0		ns	
Serial input hold time	tSDH	10		15		15		ns	
Access time from $\overline{\text{SE}}$	tSEA		15		17		20	ns	4
$\overline{\text{SE}}$ pulse width	tSE	20		20		25		ns	
$\overline{\text{SE}}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{\text{SE}}$	tSEZ	0	15	0	15	0	15	ns	7
Serial input to $\overline{\text{SE}}$ delay time	tSZE	0		0		0		ns	
Serial write enable set-up time	tSWS	0		0		0		ns	
Serial write enable hold time	tSWH	10		15		15		ns	
Serial write disable set-up time	tSWIS	0		0		0		ns	
Serial write disable hold time	tSWIH	10		15		15		ns	
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	

2


NOTES

1. An initial pause of 200µs is required after power-up followed by any 8 \overline{RAS} , 8 SC cycles before proper device operation is achieved. ($\overline{DT}/\overline{OE} = \text{High}$) If the internal refresh counter is used a minimum of 8 \overline{CAS} -before- \overline{RAS} initialization cycles are required instead of 8 \overline{RAS} cycles.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$, and are assumed to be 5ns for all input signals.
Input signal transition from 0V to 3V for AC timing.
3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.
Dout comparator level: $V_{OH}/V_{OL} = 2.0V / 0.8V$
4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.
Dout comparator level: $V_{OH}/V_{OL} = 2.0/0.8V$.
5. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. The $t_{RCD}(\text{max})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
6. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
7. The parameters, $t_{OFF}(\text{max})$, $t_{OEZ}(\text{max})$, and $t_{SDZ}(\text{max})$ define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .
8. The t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$ the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{WE} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
12. After power-up, initial status of chip is described below

PIN or REGISTER	STATUS
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Input Mode
SDQi	Hi-Z

13. (I) DSF hold time at the falling edge of \overline{RAS}
(II) DSF hold time at the falling edge of \overline{CAS}
14. Recommended operating input condition :



Input pulse levels are from 0.0V to 3.0Volts.

All timing measurements are referenced from $V_{IL}(\text{max})$ and $V_{IH}(\text{min})$ with transition time = 3.0ns

15. Assume $t_r = 3.0\text{ns}$

DEVICE OPERATION (Continued)

Nibble Write Operation

The KM28C258 is possible asynchronous operation with lower nibble(0-3)and upper nibble(4-7), which has write control pin with $\overline{WBL}/\overline{WEL}$ and $\overline{WBU}/\overline{WEU}$. This is called 'Nibble Write Operation' function, which is possible operation in cycle as RAM write, Block Write, Load mask register, and Load Color register.


New Mask Write Per Bit

The New Mask Write cycle is achieved by maintaining \overline{CAS} high and $\overline{WBX}/\overline{WEX}$ and DSF low at the falling edge of \overline{RAS} . The mask data on the $W_0/DQ_0\sim W_7/DQ_7$ pins are latched into the write mask register at the falling edge of \overline{RAS} . When the mask data a low, writing is inhibited into

the RAM and the data bit remains unchanged. When the mask data is high, data is written into the RAM. The mask data is valid for only one cycle, defined by an active \overline{RAS} period. Mask data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by $\overline{WBX}/\overline{WEX}$ low before \overline{CAS} falling and Late Write cycle is achieved by $\overline{WBX}/\overline{WEX}$ high at the falling edge of \overline{CAS} . During the Early or Late Write cycle, input data through $W_0/DQ_0\sim W_7/DQ_7$ must meet the set-up and hold time at the falling edge of \overline{CAS} or $\overline{WBX}/\overline{WEX}$. When $\overline{WBX}/\overline{WEX}$ is high at the falling edge of \overline{RAS} no masking operation is performed.

Table 1. Truth table for write-per-bit function

\overline{RAS}	\overline{CAS}	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	W_i/DQ_i	FUNCTION
	H	H	H	*	WRITE ENABLE
	H	H	L	1	WRITE ENABLE
				0	WRITE MASK




Figure 2. Nibble Write and New Masked Write Cycle Example 1 (Early Write & Late Write)

DEVICE OPERATION (Continued)

Old Mask Write Per Bit

This mode is enabled through the load mask register(LMR) cycle. The I/O mask data during old masked WPB cycle, remains unless I/O mask data is changed by the another LMR cycle. The condition of LMR cycle is DSF high at the falling edge of \overline{RAS} and DSF low at the falling edge of \overline{CAS} during normal write cycle. Mask data is synchronized by falling of $\overline{WBL/WEL}$ and $\overline{WBU/WEU}$ and \overline{CAS} edges and this data is latched through $W_0/DQ_0\text{--}W_7/DQ_7$.

The difference between old masked write cycle and new masked write cycle is ignoring input data all the \overline{RAS} falling edge during old masked write.

Old masked write mode is converted to new masked write mode by the CBR refresh with optional reset cycle (CBRR).

CBRR cycle can be achieved by lowering DSF at the \overline{RAS} falling edge of CBR cycle. Masking mode after power up is initialized to new masked write mode.

2




Figure 3. Nibble Write and New Mask Write Cycle Example 2

DEVICE OPERATION (Continued)




Figure 4. New Mask Write Cycle and Old Mask Write Cycle Example

Fast Page Mode

Fast page mode cycle reads/writes the data of the same row address at high speed by toggling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ is low. Its cycle time is less than one third of the random read/write cycle (t_{RC}). In this cycle, read, write, read-modify write, and block write cycles can be mixed. In one $\overline{\text{RAS}}$ cycle, 512 word memory cells of the same row address can be accessed. Masking data stored by $\overline{\text{RAS}}$ falling of fast page or load mask register cycle is subsequently valid during the persistent fast page write cycles.

Load Color Register(LCR)

A Load Color Register cycle is performed by keeping DSF high on the both the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. Color data is loaded on the falling edge of $\overline{\text{CAS}}$ (early write) or $\overline{\text{WE}}$ (delayed write) via the $\text{W}_0/\text{DQ}_0\text{-}\text{W}_7/\text{DQ}_7$ pins. This data is used in Block Write and Flash Write cycles and remains unchanged until the next Load Color Register cycle.

Block Write

In a Block Write cycle four adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 8-bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block Write cycle is performed, each bit of the Color Register is written into four adjacent locations of the same row of each corresponding bit plane(8). This results in a total of 32-bits being written in a single Block Write cycle compared to 8-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low on the falling edge of $\overline{\text{RAS}}$ and high on the falling edge of $\overline{\text{CAS}}$.

Address Lines: The row address is latched on the falling edge of $\overline{\text{RAS}}$.

DEVICE OPERATION (Continued)




Figure 5. Block Write Scheme

Since four bits are being written at a time, when the minimum increment required for the column address is four. Therefore, when the column address is latched on the falling edge of $\overline{\text{CAS}}$, the 2LSBs, A₀ and A₁ are ignored and only bits(A₂-A₈) are used to define the location of the first bit out of the four to be written.

Data Lines: On the falling edge of $\overline{\text{CAS}}$, the data on the W₀/DQ₀-W₃/DQ₃ pins provides column mask data. That is, for each of the four bits in all 8-bits-planes, writing of Color Register contents can be inhibited. For example, if W₀/DQ₀=1 and W₀/DQ₁=0, then the Color Register contents will be written into the first bit out of the four, but the second remains unchanged. Fig 5 shows the correspondence of each data line to the column mask bits.

Masked Block Write(BWNM)

A Masked Block Write cycle is identical to a New Mask Write-per-bit cycle except that each of the 8-bit planes being masked is operating on 4 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and $\overline{\text{WB}}/\overline{\text{WE}}$ must be low at the falling edge of $\overline{\text{RAS}}$. DSF must be high on the falling edge of $\overline{\text{CAS}}$. Mask data is latched into the device via the W₀/DQ₀-W₇/DQ₇ pins on the falling edge of $\overline{\text{RAS}}$ and needs to be re-entered for every new $\overline{\text{RAS}}$ cycle.

DEVICE OPERATION (Continued)




Figure 6. Block Write Example and Timing

Flash Write

The Flash Write cycle is a way of writing each bit of the Color Register into the whole row(512 columns) simultaneously. This function is used for fast screen clear or background color change. 512 columns in each bit plane are written, for a total of 4096 bits(512 × 8 bit planes) in one cycle. While this cycle writes significantly more data than the Block Write cycle, it is also less selective.

If $\overline{WBX}/\overline{WEX}$ is low and DSF is high on the falling edge of \overline{RAS} , a Flash Write cycle is performed. Also on this edge, the data present on the W_i/DQ_i pins is used as mask data and needs to be provided for every Flash Write cycle. A Load Color Register cycle must have been performed before initiating a Flash Write cycle.

Data Output

The KM428C258 has three state output buffers controlled by $\overline{DT}/\overline{OE}$, \overline{CAS} and \overline{RAS} , $\overline{WBX}/\overline{WEX}$. If $\overline{DT}/\overline{OE}$ is high when \overline{CAS} and \overline{RAS} are high, the output state is in high impedance(High-z). In any cycle, the output goes low impedance state from the first \overline{CAS} falling edge. Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{TRAC} , and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until \overline{CAS} returns high. This is true even if a new \overline{RAS} cycle occurs(as in hidden refresh). Each of the KM428C258 operating cycles is listed below after the corresponding output state produced by the cycle.

DEVICE OPERATION (Continued)

Refresh

The data in the KM428C258 is stored as a charge on a tiny capacitor within each memory cell. Due to leakage the data may be lost over a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 4096 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with \overline{RAS} while \overline{CAS} remains high. This cycle must be repeated for each of the 512 row addresses. (A0-A8).

CAS-Before-RAS Refresh: The KM428C258 has \overline{CAS} -before- \overline{RAS} on-chip refresh capability that eliminates the need for external refresh addresses. If \overline{CAS} is held low for the specified set up time(t_{CS}) before \overline{RAS} goes low the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next \overline{CAS} -before- \overline{RAS} refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the \overline{CAS} active time and cycling \overline{RAS} . The KM428C258 hidden refresh cycle is actually a \overline{CAS} before- \overline{RAS} refresh cycle within an extended read cycle. The refresh row address is the provided by the on-chip refresh address counter.

Self Refresh(Only KM428C258): The Self Refresh is used for maintaining data in stand-by state of device as battery back-up function. The initialization cycle of Self Refresh can be used by cycle named CBRN, CBRR, CBRS. If \overline{RAS} is row more than 100 μ s at the condition of CBR, Self Refresh address do not need to supply additionally on chip because the refresh counter on chip gives note that addresses needed to refresh. Please note that the ending point of Self Refresh is when \overline{RAS} and \overline{CAS} is

high and taps of Self Refresh is the time requesting to complete the last refresh of Self Refresh.

Other Refresh Methods: It is also possible to refresh the KM428C258 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general \overline{RAS} -only or \overline{CAS} -before- \overline{RAS} refresh is the preferred method.

Transfer Operation

Transfer operation is initiated when $\overline{DT}/\overline{OE}$ is low at the falling edge of \overline{RAS} . The state of $\overline{WB}/\overline{WE}$ when \overline{RAS} goes low indicates the direction of transfer (to or from DRAM) and DSF pin is used to designate the proper transfer mode like normal and Split Transfer. Each of the transfer cycle is described in the truth table of transfer operation.(Table2.)

Read Transfer(RT)

The Read Transfer operation is set if $\overline{DT}/\overline{OE}$ is low, $\overline{WB}/\overline{WE}$ is high, and DSF is low when \overline{RAS} goes low. The row address bits in the read transfer cycle indicate which eight 512bit DRAM Row portions are transferred to the eight SAM data registers. The column address bits indicate the start address of the SAM registers when SAM data read operation is performed. If MSB bit of column address is low during Read transfer operation, the start address of the SAM register is present at the lower half of the SAM port. (If A8 high, the start address is in the upper half). Read Transfer may be achieved in two ways. If the transfer is to be synchronized with the SC, both SAM Read and Read transfer operation is possible simultaneously. The completion of transfer operation is determined by the timing relationship of first SC rising, $\overline{RAS}/\overline{CAS}$ falling edge and $\overline{DT}/\overline{OE}$ rising edge of transfer cycle. This is usually called "Read time Read Transfer". The completion of Real time Read transfer is accomplished at the rising edge of $\overline{DT}/\overline{OE}$. Note that the rising edge of $\overline{DT}/\overline{OE}$. Note that the rising edge of $\overline{DT}/\overline{OE}$ must be synchronized with the rising edge of SC to retain the continuity of serial read data output.

Table.2 Truth Table for Transfer Operation

* : Don't care

RAS Falling Edge					Function	Transfer Direction	Transfer Data Bit	SAM Port Mode
\overline{CAS}	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	DSF	SE				
H	L	H	L	*	Read Transfer	RAM \rightarrow SAM	512 x 8	Input \rightarrow Output
H	L	L	L	*	Masked Write Transfer	SAM \rightarrow RAM	512 x 8	Output \rightarrow Input
H	L	H	H	*	Split Read Transfer	RAM \rightarrow SAM	256 x 8	Not Changed
H	L	L	H	*	Masked Split Write Transfer	SAM \rightarrow RAM	256 x 8	Not Changed

DEVICE OPERATION (Continued)**Masked Write Transfer(MWT)**

Masked write transfer is initiated if $\overline{DT}/\overline{OE}$, $\overline{WB}/\overline{WE}$ and DSF are low when \overline{RAS} goes low. This enables data of SAM register(512bit) to be transferred to the selected ROW in the DRAM array. Masking is selected by latching $W_i/DQ_i(i=0-7)$ inputs when \overline{RAS} goes low.

The column address defines the start address of serial input.

If A_8 is low, the start address is positioned in the lower half of SAM.(For A_8 =high, the start address will be positioned in the upper half of SAM) After write transfer cycle is completed, SAM port is set to input mode.

Split Read Transfer(SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is by performing a Real Time Read Transfer cycle. However, this cycle has many critical timing restrictions(between SC, $\overline{DT}/\overline{OE}$, \overline{RAS} and \overline{CAS}) because the transfer has to occur at the first clock of the new data.

The Split Read Transfer cycle eliminates the need for this critical transfer timing, there by simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM register, new RAM data can be transferred to the other half. The transfer is not synchronized with a $1\mu s$ period while the other half is accessing data. Since transfer timing is controlled internally, there is no timing restriction between $\overline{DT}/\overline{OE}$ and \overline{RAS} , \overline{CAS} , SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer. A Split Read Transfer cycle is begun by keeping DSF and $\overline{WB}/\overline{WE}$ high and $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} .

Address: The row address is latched on the falling edge of \overline{RAS} . The column address defined by (A_0-A_7) defines the starting address of the SAM port from which data will begin shifting out. Address pin A_8 is a "Don't care".

A Split Read Transfer will load data into the other half. Example of SRT applications are shown in Fig. 7 through Fig 11.

The normal usage of Split Read Transfer cycle is described in Fig. 7. When Read Transfer is executed,

data from X1 row address is fully transferred to the SAM port and Serial Read is started from 0(Tap address). If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM(255th SC) is accessed and the DSF state is changed into high level at the rising edge of 255 SC. Note that in this case "0+256" Tap address instead of "0" is loaded.

The another example of SRT cycle is described in Fig. 8. When Serial Read is performed after executing RT and SRT in succession the data accessed by first SC is the data of RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle. If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 9, the data transferred by SRT2 overwrite the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig.10, indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511. In this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle as shown in Fig. 11 due to uncertainty of which half SAM the data is transferred. This is also true in Masked Split Write Transfer..

A Split Read Transfer does not change the direction of the SAM I/O port.

Masked Split Write Transfer(MSWT)

This transfer function is very similar to the SRT except the data transfer direction is from SAM to RAM. MSWT is enabled if $\overline{DT}/\overline{OE}$ low, $\overline{WB}/\overline{WE}$ low, and DSF high when \overline{RAS} goes low. The bit masking of this cycle is the same as that of MWT(Masked Write Transfer)and the SAM port direction is not changed by performing MSWT. And the column address is latched in as the start address of SAM port and the MSB(A_8)is a "don't care". The example of MSWT is described in fig.10. The opening cycle of either MWT or PWT is needed before MSWT can be performed.

DEVICE OPERATION (Continued)




Figure 7. Split Read Transfer Normal Usage




Figure 8. Split Read Transfer Normal Usage

DEVICE OPERATION (Continued)




Figure 9. Split Read Transfer Abnormal Usage (Case 1)




Figure 10. Split Read Transfer Abnormal Usage (Case 2)

DEVICE OPERATION (Continued)




Figure 11. Split Transfer Cycle Limitation Period

2




Figure 12. Masked Split Write Transfer Normal Usage

DEVICE OPERATION (Continued)

Programmable Split SAM

As the split SAM mode is divided into the lower half SAM and the upper half SAM, the Tap has jumped to the another half SAM after accessing the last address of each half SAM. Usually this last addresses is called "Stop address". Programmable Split SAM helps user to reconfigure the stop address from two(255, 511) to a maximum of 32 stop address. In fig.13 shows the condition of stop point setting address. The KM428C258 has basically two stop address(255, 511) and provides the maximum 32 stop address. These stop addresses are set into the stop register by CBRS cycle. The CBRS cycle's conditions is $\overline{WB}/\overline{WE}$ or $\overline{WB}/\overline{WE}$ low, DSF high when \overline{RAS} goes low in normal CBR cycle and the stop address is determined by row address entering at this time. The stop address is valid only after split transfer is completed. In the serial read/write is operating after RT, MWT ending, the stop address do not effect to operate SAM port and when the Tap of SAM port reaches the stop address after achieving split transfer, the Tap of SAM port will be jumped to the start address of another. If the split transfer is not executed before accessing the stop address, the operation of half SAM being accessed will be continued. The operation of SRT using stop address is described in the table of fig. 13.

When the stop address is set into the 4 section, splitted 127, 225, 383, 511 by CBRS cycle, the serial read is

starts from 351 address and jump to 70, indicating the start address of SRT1 after ending access of 383 address. Because the SRT is not performed from 70 to 127 address, the next address of SAM will be assigned to 71 address.

Note that the stop address set by CBRS can be changed to the another address by other CBRS, this new address changed will be not adapted until the next split transfer is completed. Finally, the stop address for reset is initiated by CBRR cycle, the default address of reset will be 255, 511.

Table 3. Stop Point Setting Address

Stop Register = Store the Address of Serial Access Use on the Split Transfer Cycle Stop Pointer Set ▶ CBRS Cycle							
Number of Stop Points / Half	Partition	Stop Point Setting Address					
		A ₈	A ₇	A ₆	A ₅	A ₄	A ₃ ~ A ₀
1	(1x256)x2	X	1	1	1	1	X
2	(2x128)x2	X	0	1	1	1	X
4	(4x64)x2	X	0	0	1	1	X
8	(8x32)x2	X	0	0	0	1	X
16	(16x16)x2	X	0	0	0	0	X
T	(TxWidth)x2	Other Case = Inhibit					

Stop Address = (i + Width) - 1 (i = 0 ----- T + 1)




Figure 13. Stop Register Timing Example

TRUTH TABLE FOR WRITE CYCLE(1)

FUNCTION	RAS			CAS ⁽³⁾	
	*1 WBL/WBL (WBU/WEU)	*2 DSF	*3 Wi/DQi ⁽⁴⁾ (New Mask)	*4 DSF	*5 Wi/DQ i
Normal Write	1	0	X	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) ⁽⁵⁾	1	0	X	1	Column Mask
Masked Block Write ⁽⁵⁾	0	0	Write Mask	1	Column Mask
Masked Flash Write	0	1	Write Mask	X	X
Load Mask Data Register ⁽²⁾	1	1	X	0	Write Mask Data
Load Color Register	1	1	X	1	Color Data

- Note : (1) Reference truth table to determine the input signal states of *1, *2, *3, *4, and *5 for the write cycle timing diagram
 (2) Old Mask data load
 (3) On the Masked Flash Write cycle, all the signal inputs are don't care condition except \overline{RAS} at the falling edge of \overline{CAS} .
 (4) Function table for Old Mask and New Mask

IF	*1		*3	Note	
	WBL/WBL	WBU/WEU	Wi/DQi		
LMR Cycle Executed	Yes	X	X	Write using mask register data (Old Mask Data)	
	No	0	0	Write	
		0	1	Mask	Write using New Mask Data Wi/DQi = 0 → Write Disable Wi/DQi = 1 → Write Enable
		1	0		
	1	1	X	Non Masked Write	


X : Don't Care

(5) Function Table for Block Write Column Mask

Column Address		*5		IF	
A1	A0	Lower Nibble	Upper Nibble	Wi/DQi=0	Wi/DQi=1
0	0	→ W ₀ /DQ ₀	W ₄ /DQ ₄	No Change the Internal Data	Color Register Data are Write to the Corresponding Column Address Location
0	1	→ W ₁ /DQ ₁	W ₅ /DQ ₅		
1	0	→ W ₂ /DQ ₂	W ₆ /DQ ₆		
1	1	→ W ₃ /DQ ₃	W ₇ /DQ ₇		

TIMING DIAGRAMS (Continued)


EARLY WRITE CYCLE



2


TIMING DIAGRAMS (Continued)

LATE WRITE CYCLE




TIMING DIAGRAMS (Continued)

READ-WRITE/READ-MODIFY-WRITE CYCLE



TIMING DIAGRAMS (Continued)


RAS ONLY REFRESH CYCLE



 DON'T CARE

TIMING DIAGRAMS (Continued)

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




 Don't Care

$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE FUNCTION TABLE

FUNCTION	CODE	LOGIC STATES		
		A	B	C
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (Reset All Options)	CBRR	X	0	X
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (Stop Register Set)	CBRS	0	1	Stop Address
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE (No Reset)	CBRN	1	1	X

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




DSF = DON'T CARE

 DON'T CARE

TIMING DIAGRAMS (Continued)


READ TRANSFER CYCLE



 Don't Care

TIMING DIAGRAMS (Continued)


REAL TIME READ TRANSFER CYCLE



2

TIMING DIAGRAMS (Continued)

SPLIT READ TRANSFER CYCLE




Note: $\overline{SE} = V_{IL}$



TIMING DIAGRAMS (Continued)


MASKED SPLIT WRITE TRANSFER CYCLE




2

 Don't Care

SERIAL READ CYCLE ($\overline{SE} = V_{IL}$)




SERIAL READ CYCLE (\overline{SE} Controlled Outputs)




TIMING DIAGRAMS (Continued)

SERIAL WRITE CYCLE (\overline{SE} Controlled Inputs)



2

SERIAL WRITE CYCLE ($\overline{SE} = V_{IL}$)




Note: $\overline{SE} = V_{IL}$

 Don't Care

PACKAGE DIMENSIONS

40-PIN PLASTIC SOJ

Units: Inches (millimeters)



40/44-PIN PLASTIC TSOP-II (Forward Type)

