Oops, forgot to respond to this.
Yeah, the issue is with chipsets that leave a row open (i.e. /RAS asserted) and then let the CPU access other devices. On the SE/30, for example, you can put EDO RAM in with no problem. (Not that anyone really makes 30-pin EDO SIMMs.) The chipset always brings...