Search results

This one sort of stopped where I'd hoped it would begin, but still interesting I think? _____________________________________________________________________________________________________________ RADIUS FPD (SE) CLONE PROJECT — CLAUDE PROCESSING LOG Session date: 2026-08-30/31 (image...

Here's the first pass, built on the confirmed J1/clamp-network subsystem — "half the data" as promised: What it shows: the J1 header and its clamp network overlaid directly on the true-scale component-side photo (labels are legible there, unlike bare copper on the solder side), with a pinout...

Good eye — that continuous line is real. Zooming into just the photo (no overlay), you can see the trace itself runs right through the ink stamp without interruption — the ink is sitting on top of the solder mask, so seeing copper trace geometry "through" it just confirms it's genuinely part of...

This overlays extremely well — traces, thruholes, and vias all land on the actual copper pattern with tight registration. Let me zoom into a few regions to check for finer misalignment or missed traces. Registration is excellent — traces, thruholes, and vias all land tightly on the actual...

I have PDF files for: VIAs Thruholes Traces Template . . . almost ready to upload for layout verification. Unfortunately, the PDF file only has memory enough to show the top 60% or so of the image. I’ll upload the full image .jpg used in the AI8 file as the template. In AI8, the image is...

Previous session not particularly relevant: My IC pinout/signal listing TXT file is formatted for pasting into AI8. All ICs confirmed but for the VRAM. Asked/received links to pinout pages for screencap input next session...

Cool, I'll keep reporting on progress. First ever use of AI and going very well I think! I've about got the solder side connections traced out. Once connections are verified with a meter I'll start buzzing out the component side traces.. Having segmented traces will help as will the ability to...

HeHe! Glad someone is reading along! :ROFLMAO: Anybody else interested in this stuff?

I've skipped over a couple of sessions where "we" ran through the pinouts/IC Designations for the FPD board. This one is worth posting though. I told Claude that wetware trumps AI in terms of being able to deal with the" inverted" orientation of the ICs on the FPD board pics and my "real life"...

Radius FPD/SE Clone — Session Log Play-by-play notes from tonight's continuity-tracing and component-identification session. 1. Starting Point Picked back up on the PCB reverse-engineering project after previously pausing the rotation-transform/FPGA output work until physical tap points on the...

Excellent! If I upload the pics I took of the session with my camera, can you OCR and edit them into an approximate version of play by play? # Radius FPD Clone — Project Play-by-Play *Reconstructed from saved project notes (not a literal transcript — the crashed session's exact wording isn't...

Session crashed yesterday, could you export a text play by play for me? # Radius FPD Clone — Project Play-by-Play *Reconstructed from saved project notes (not a literal transcript — the crashed session's exact wording isn't recoverable, but the sequence of decisions below reflects what's...

Original pic and Claude's rework comparison. Original: Done on copy stand with spacers to ensure flatness, note: - keyhole distortion - angled top edge Claude Rework: Perfection! Probably could have done rotation in PhotoShop or some such. Squaring up keyhole distortion can be done in...

CRAZY SESSION TODAY!!!!! :eek: Bombed at the very end so didn't get a summary, but took pics of the screen I can rework for posting. Let me know if interested, I can post most of the session. I had Claude rework my original pics. Straightened them up and scaled them to 4x, 2x and TrueSize for...

Noted. My thought was that PicoPSU handles everything you might need done cleanly/plug and play, using off the shelf components without the Buck Converter or any other complications in the PSU realm. Same 12V wall wart input with power regulation built in. $26...

Yep! It's wonderful to have a Reverse Engineering Partner who understands my "AI8 Coloring Books!" :) edit: I usually wind up talking to myself in these kinds of threads. I'm running the play by play from Claude Code sessions. Thinking others might be interested in watching the progress and...

I started from the board connector to the VRAM ICs. First notion was to interface there in order to capture frame buffer, eliminating much of the upper section of the card. Found out that was too complicated for me to do so changed course. Will begin at the output cable header and work my way...

Second interaction with Mr. Claude Code, thought it might be interesting: ______________________________________________________ Maybe make a new discussion specifically addressing the reverse engineering of the PCB Saved memory Saved memory Good to know — that changes how I should hand you...

Sounds like a sound approach! :) I just stuck that supply board up there if you wanted to check it out. Are you considering using a PicoPSU to get your several voltages?